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Abstract — This paper addresses a novel five-transistor 
(5T) CMOS SRAM design with high performance and 
reliability in 65nm CMOS, and illustrates how it reduces the 
dynamic power consumption in comparison with the 
conventional and low-power 6T SRAM counterparts. This 
design can be used as cache memory in processors and low-
power portable devices. The proposed SRAM cell features 
~13% area reduction compared to a conventional 6T cell, 
and features a unique bit-line and negative supply voltage 
biasing methodology and ground control architecture to 
enhance performance, and suppress standby leakage power.  
Keywords: Five-transistor SRAM; low-power low-area 
SRAM; cache memory; standby and dynamic power 
reduction.  
1 INTRODUCTION  
Today’s microprocessor chips consist of cache memories 
and computing cores. It is predicted that cache memories may 
reach 90% of the chip area in some applications by 2013 [4]. 
In addition, cache memories consume a significant portion of 
the power budget in SoC applications [3]. This is particularly 
important in portable and battery-powered electronics such as 
cellular phones, PDAs, wireless, and low-power biomedical 
devices since dynamic and standby leakage power determine 
the battery life. With recent aggressive growth of technology 
scaling, standby leakage power is increased nearly five times 
each technology generation while active power remains 
constant [3]. Also, process variations and hence performance 
fluctuations are widely noticed in 65nm and beyond in 
CMOS technologies [5]. Five-transistor Static Random 
Access Memories (5T SRAMs) are attractive due to their 
advantage in area and power efficiency compared to 6T 
SRAMs [1][2][8][9][16]. Research in the past on this type of 
memory has been mostly focused on improving performance 
and stability while maintaining the promised area saving in a 
particular technology node. On the other hand, with 
continuous scaling down of CMOS transistors, new 
techniques have been developed in 6T SRAMs such as 
Dynamic Standby Mode [4][12], DRV method [3], and well 
biasing, some of which are summarized in [3] and [4]. 
Therefore, in order to suppress leakage power consumption 
and combat performance fluctuations due to process 
variations, the previous research in 5T SRAMs such as [8] 
and [9], can no longer compete with current 6T SRAMs and 
that is why 6T SRAMs are still predominantly used in current 
systems.  
In [1], standby power reduction has been described for the 
new 5T SRAM design. In this paper, an improved low-power 
design with the focus on its dynamic power reduction 
advantage is addressed. The new 5T SRAM cell with dual 
grounds (5TSDG) features a novel bit-line biasing technique, 
and guarantees operation under all process variations and 
temperatures while taking benefit of area reduction. In 
addition, 5TSDG has an improved performance compared to 
previous research in [2][8][9].  
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 (c) 
Fig. 1 (a) Conventional 6T SRAM cell, (b) Proposed 5T 
SRAM cell (5TSDG), (c) 5T SRAM architecture (M 
cells/sub-column) with sub-column circuitry and VSSM 
control. 
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TABLE I. Different types of SRAM cells used in this paper,                          
VDD = VDDM=1.3V, β = (WN2/LN2)/(WN3/LN3). 
Type Inverter Tr.’s 
Access 
Tr.(‘s) β VSSM 
BL pre-
charge 
5TSDG HVT SVT 1.0 600mV 600mV 
Low-Power 6T HVT SVT 1.4 600mV VDD 
Conv. 6T HVT SVT 1.4 0mV VDD 
2 5TSDG DESIGN 
A conventional 6T cell in comparison with the 5TSDG is 
demonstrated in Fig. 1 (a) and Fig. 1 (b) respectively. A block 
diagram of 5TSDG cell including the sub-column circuitry is 
depicted in Fig. 1 (c). Standby and Ground control circuits are 
required one per every sub-column while VSSM control is 
shared in the entire memory array. TABLE I specifies some 
of the design parameters of 5TSDG, low-power 6T, as well as 
conventional 6T cells used in this paper for comparison. An 
area reduction of ~13% is predicted compared to a 
conventional 6T cell using standard 65nm design rules [1]. 
The “portless” 5T SRAM in [16] does not use a dedicated 
read-write port transistor, but has an “access transistor” that 
shorts Q and Qz nodes during read and write. VDDM nodes are 
replaced by dual bit lines for I/O and power reduction. A 
detailed comparison between 5TSDG and the portless 5T 
SRAM of [16] would be useful future work. The portless 
design appears to need larger PMOS and access transistors 
than 5TSDG. 
2.1  Standby Mode 
One of the effective and proven methods to suppress 
leakage power during standby in 6T SRAMs is to use 
dynamic sleep design while maintaining a sufficient Static 
Noise Margin (SNM),  which ultimately determines the 
integrity of the stored data [4][6]. The most effective way to 
use this method is by raising the negative supply voltage of 
the memory cells, VSSM, as opposed to lowering the positive 
one, VDDM, to minimize bit line and cell leakage power 
[1][4][12].  
Considering this method in 5T SRAM, a prominent 
feature of 5TSDG is that instead of using an external on-chip 
power supply to raise VSSM voltage above ground in standby, 
with existence of enough leakage sources especially sub-
threshold and gate leakage currents in advanced technologies, 
the leaking memory array can be used as a power source to 
collect these charges from Vg1 and Vg2 via Mg1 and Mg2 
causing a natural rise of VSSM to a desired biasing level using 
VSSM control circuit for fine tuning [1]. After evaluating 
performance, stability and power consumptions by 
simulations, with various combinations of threshold voltages 
(Vth) for each single transistor in 5TSDG, it is found that Vth 
of the inverter pairs have the most significant impact on the 
leakage power while the access transistor, N3 has the most 
significant impact on performance and stability. Therefore, 
the two inverter pairs N1-P1 and N2-P2 are selected to have 
high threshold voltages (HVT) while the access transistor N3 
has a smaller Vth, (in this case Standard Vth, SVT). All cell 
transistors are selected to have equal sizes (Wi=0.15µm, 
Li=0.06µm).  
Using two carefully sized diode-connected transistors, M1 
and M2, the voltage across the cell in standby can be biased to 
remain static for various temperatures and process corners     
(See also [14]). In this design, a minimum voltage across the 
cell, Vmin = VDDM-VSSM, of 0.7V is selected to yield sufficient 
stability [7], resulting in a simulated SNM between 181-
222mV in all corners and temperatures at VDDM=1.3V [10]. A 
64Kbit memory array arranged in 64x16 blocks was 
simulated in standby mode using BSIM v.4 and HSPICE at 
VDD=VDDM=1.3V. The large capacitance of VSSM consisting 
of mostly junction and wire capacitors and sufficient 
available leakage current are the key factors in stability of 
VSSM during standby/write/read modes. In case of lack of 
leakage especially due to HVT transistors, in some corners or 
temperatures, M1 is turned on more strongly to provide the 
charges to VSSM. During read and write operations, VSSM 
remains within about 20 mV of the standby steady state 
value. 
Another unique feature of 5TSDG that makes it different 
from previous research work is that VSSM can also be used to 
pre-charge the bit line, BL, in standby via Mstby as shown in 
Fig. 1 (c) so that 1) channel and gate leakage through N3 is 
reduced and minimized by up to 90% especially when a ‘0’ is 
stored, and 2) the cell maintains a reasonable Read Noise 
Margin (RNM) when accessed close to the optimum 
achievable point and 3) To accelerate read/write operation 
explained in the next sections.  
TABLE II shows standby leakage current and worst case 
RNM for various types of SRAM cells introduced in TABLE 
I. Fig. 2 compares the power consumption of 5TSDG 
including peripheral circuits with a low-power 6T design in 
various process corners. Traditional 5T designs as in [8][9], 
where VSSM is held at VSS level, require lower Vth for internal 
cell transistors in 65nm technology, such as N1, and P2 (Fig. 
1), to enable write ‘1’ operation discussed in section 2.4. 
Thus, even though some leakage power is saved by cutting a 
bit line and biasing the other to a lower voltage, the overall 
leakage is quite high, being about half of the conventional 6T 
cell value in TABLE II. 
TABLE II. Leakage current and RNM comparison in 
different SRAM types (not including peripheral circuits) 
64 cells 5TSDG Low-Power 6T Conventional 6T 
Leakage (nA) 80.6 88.7 2020.0 
RNM (mV) 172.3 123.2 123.2 
 
Fig. 2 5TSDG vs. low-power 6T SRAM designs: (64Kb 
SRAM array and peripheral circuits, FF corner on the left, 
120, 50% ‘0’s 50% ‘1’s stored in the array, 1≈1.3mW) 
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2.2 Read Operation 
The read operation is similar to a 6T SRAM except that 
only one bit line is used. In 5TSDG, the bit line is pre
charged in standby by VSSM which is near the optimum point 
to maximize RNM in the worse case (FS). Another advantage 
of this pre-charge method compared to [9] 
require an additional power supply on chip such as a DC
converter or a level shifter which will add to the chip area a
power consumption. A simple sense amplifier circuit used in 
5TSDG is shown in Fig. 3 (b). Although not the fastest type, 
it is attractive due to its simplicity and that it does not need a 
clock signal [13]. During read, rd signal in Fig. 
causing Vg1 and Vg2 to be pulled down to V
Mg2rd, which will maximize RNM and read performance. The 
global bit line, Gbit, is the output of the sense amplifier and is 
pre-charged to VSSM through M8 in standby and is pulled 
down to VSS by M7 during a read ‘0’. Therefore, a read 
always implied unless Gbit is pulled down. Inverter M
should have a sufficient noise margin to prevent a false 
trigger. This sense amplifier can be shared by two bit lines 
from two adjacent sub-columns. For instance, in a 128
column composed of two 64 cell sub-columns, the sense 
amplifier is placed in between bit lines BitL and BitR. SelL 
and SelR signals should be selected by a row decoder to 
select the appropriate bit line to read from. M
used to pre-charge the input of the inverter M
For similar bit line capacitances, read speed in 5T and 6T 
SRAMs is comparable. 
Fig. 4 (a) shows simulation results of the rea
a conventional 6T cell using a sense amplifier shown in 
(a). In this simulation, WL pulse is artificially generated such 
that BL reaches about VDD/2 in read for power saving 
reasons. Gbit and Gbitz are the outputs of the sense amplifier, 
and are pre-charged high using prez pulses before the read 
operation. 
Fig. 4 (b) demonstrates the read operation of 5TSDG 
using a sense amplifier shown in Fig. 3 
memory array arranged in 64x16 bit blocks for two 
neighboring cells sharing the same word line, WL, storing a 
‘0’ and a ‘1’ on Q0 and Q1 nodes, and having two bit lines 
BL0 and BL1 respectively. Gbit load in 5TSDG is the same 
as that in Gbit and Gbitz in the 6T counterpart. 
Gbit0 and Q1-Q1z-BL1-Gbit1 are related to a cell in 5TSDG 
storing a ‘0’ and ‘1’ respectively and sharing the same word
line (WL). 
A dynamic increase in Q0 node occurs while reading a 
‘0’ due to the current flow from the bit line to N
the word line is raised and as shown in   
During read ‘1’ a drop of voltage in Q1 node is observe
a similar reason (Qmin). Qmax and Qmin should not cause a 
read upset i.e. they should be less and more than the tripping 
voltage of the inverter pairs, respectively, to avoid turning a 
read into a write, especially in FS corner. To further reduce 
the probability of read-upset in 5T cell, it is possible to 
increase word-line rise time and make the bit lines shorter to 
reduce their capacitances [2]. The latter may also improve 
read speed by reducing bit line swing delay.
-
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Fig. 3 Sense amplifier used in the read operation of the 
conventional 6T (a) and 5TSDG
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Fig. 4 (a) Read operation in a conventional 6T SRAM (b) 
Read operation in 5TSDG, (typical corner (TT)
selL
selR
M3
M4
BitL
BitR
M1
M2
SQz
BLZ
Gbitz
M7 
M9 
prez VDD
 
 
 cells (b). 
 
 
, 120). 
GbitM5
M6
M7
M8
stby
VSSM 
TABLE III shows the trip voltage vs. Qmax and Qmin while 
reading in different corners in 5TSDG. These results when 
compared with RNM measurements for various mismatch 
cases in worst case corner FS, show the stability of 
RNM is measured with VSSM on the bit line similar to 
The best biasing value for VSSM maximizes RNM for the FS 
corner. 
TABLE III. 5TSDG: Trip point voltage vs. Q
120) 
5T Cell Trip Voltage (mV) /Qmax 
FF FS SF TT 
883/193 866/185 934/202 899/195
5T Cell Qmin (V) 
1.19 1.18 1.24 1.22 
2.3 VSSM Stability in Dynamic M
During standby mode of the 5TSDG cell, V
a power supply to raise Vg1 and Vg2 above V
charge the bit-line. During read operation, V
driven to VSS to maximize RNM and the read speed.  On the 
other hand, after a read operation is completed, V
the bit-line are driven back to VSSM since the memory cell 
will be in standby again. This voltage swing of V
the bit-line affects voltage level of VSSM since each re
of these voltages takes charges away from V
drop by an amount of ∆Vi, where i 
consecutive read operations. In a case of reading a ‘1’, the bit 
line will actually add charges to VSSM but that amount is 
much less than the effect of the ground lines taking away 
charges after being driven low for a read. Fortunately, V
is highly capacitive with much higher capacitance than
and Vg2, and many memory cells in standby provide electric
charges to it. Therefore, VSSM changes very little
operation especially when it has large capacitance (attached 
to large memory arrays), and even if it does, it will actually 
help the read operation in terms of performance and read 
noise margin (see Fig. 5). In addition, V
decrease beyond a steady-state value, and when reading is 
complete, it is pulled back towards its standby le
an increase in memory cell leakage (see Fig. 
Fig. 8 shows how VSSM reaches a steady
many read operations for different SRAM array sizes (64
1Mb, and 2Mb) in FF corner. This figure demonstrates that 
when larger number of memory cells are attached to V
the initial values of ∆V which are instantaneous voltage 
decays after each read, and the total decay to reach the 
steady-state value, ∆V, will be smaller than that of smaller 
arrays. After each read cycle, ∆V is reduced until it reaches 
0V. At this point (steady state), the memory leakage is 
sufficiently increased such that it can fully replenish the lost 
charges between read cycles.  VSSM voltage after each read 
cycle (i) can be described by equation 1. 
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C(89, C(8:, C7;, and are the capacitances of V
the bit-line respectively. It is assumed that V
been driven to 0V initially. V7;!and 
voltages after a read ‘0’ and a read ‘1’ respectively.
N75are the number of ‘0’ and ‘1’ bits 
(16 bits/word in the simulation results of this 
standby, C(	
stby includes the capacitance of 
column connections, and VSSM interconnections. During 
read, a single sub-column with capacitance of 
removed. i<
i is the average memory leakage 
over the i-th read cycle period, ∆t. It
reduced. Similarly, V	
i is the V	
the i-th read cycle. As the memory array size is increased, 
φ
i approaches to one since C
C(	(stby). Part of ∆V is caused by a small amount of 
overlap between rd and stby signals in 
This effect on VSSM occurs also in write operation when 
the bit-lines are charged and discharged. However, for 
explanatory purposes, read operation, which is the most 
severe, is selected to be demonstrated. The number of cells 
per bit-line and number of bits per word 
this effect. 
Fig. 5 RNM variations vs. bit-line biasing
vertical line) for various corners in the 
Fig. 6 The response of VSSM when forced to ‘0’ volts and 
left floating in standby for 64Kb, 128Kb, 256Kb, and 512Kb 
from left to right for 5T SRAM array (FF corner, 
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Fig. 7 Effect of read operation on VSSM (64Kb array 16 
bits/word, FF, 120, ∆t > 1.4
 
Fig. 8 VSSM Saturation during repeated read operations for 
64Kb, 1Mb and 2Mb 5T SRAM arrays (64 bits/word, FF, 
120)     
2.4 Write Operation 
Since a 5T SRAM cell only has a single bit
either a ‘0’ (W0) or a ‘1’ (W1) into the cell 
using the same bit-line. This is different from the 6T structure 
where there is technically no difference between a W0 or a 
W1, i.e. by selectively pulling down one of the bit lines 
depending on the data status, a W0 operation is applied on 
one side of the cell and the feedback will recover the opposite 
storage node to the complement value. In 
performed in a similar way. On the other hand, in W1, the bit
line is pulled high by global write signal, Gwr, so that when 
the word-line is selected, state toggle is initiated
driven high by the write circuit in W1 and is driven to V
otherwise. Using conventional 6T transistor ratios and sizing, 
it is almost impossible to write a ‘1’ in a 5T
6T cell: 1) N2 needs to be stronger than N3 by 
factor β, typically between (1.2~1.5) to maintain read stability 
[4]. 2) P1 and P2 need to be weak enough, usually minimum 
size for write-ability purposes. 3) The access transistor is an 
NMOS, which does not pull up strongly due to its physical 
nature. These constraints will oppose raising Q if applied in a 
5T memory cell for a W1 using a single bit line. To combat 
this problem, [9] suggests using different (W/L) sizes for the 
transistors such as, using a CR of ~0.45, weakening P
 
ns) 
 
-line, writing 
is performed 
5TSDG, W0 is 
-
. Gwr is 
SS 
 cell because in a 
cell ratio (CR) 
1, 
strengthening P2 and N1 with the cost of noise margin. 
opposed to 5TSDG in this paper, design in
50% reduction of RNM when compared to 
cell and therefore is more susceptible to performance 
fluctuations in more advanced technologies
process variations.  
On the other hand, to make W1 possible, 
disconnecting Vg2 from VSS and letting it 
voltage by using a capacitor while keeping Vg
write. This method will weaken N2 by lowering its V
will facilitate W1. However, this method does not take 
advantage of leakage power reduction opportunities
As illustrated in Fig. 1 and 
5TSDG, VSSM is connected to Vg1, Vg
standby mode. In W0, Vg2 stays connected to V
while Vg1 floats near VSSM. In W1, Vg1 is pulled down to V
through Mg1w1. Mequ is turned on by Gwr signal which is
when W1 and is at VSS otherwise. The role of this transistor is 
to limit ∆Vg=Vg2-Vg1 as shown in Fig. 
the disturbed cells in the same sub-
Mequ is chosen through simulation to limit write disturb
process corners especially for fast NMOS corner cases 
This disturbance can also be minimized by reducing the write 
pulse period to its limit. In summary, in W1, N
stronger current drive than N2 since its V
increased by VSSM.  
The threshold voltage of access transistor, N
role in W1 performance. Simulation results 
standby power varies less than 2% using high, standard or 
low Vth (HVT, SVT, LVT) for N3. In order to improve W1 
performance, the Vth of N3 can be reduced 
RNM. In 5TSDG, Vth of N3 can be between the HVT and 
LVT to maintain a reasonable RNM/W1 performance
shown in TABLE IV (for W1 delay measurement see 
RNM can be further increased by reducing bit
capacitance and/or increasing word-line rise time 
TABLE IV. RNM and W1 comparison for different V
N3, at worst case RNM (FS corner, 
5T Cell RNM (mV) / W1 Delay (ps) for Various N3 V
LVT (~230 mV) SVT(~440 mV)
144.1/96.8 172.3/116.4 
 
Fig. 9 W1 operation of 5TSDG cell 
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5T SS 
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Therefore, to improve read stability an
(particularly W1), the solution is to find a reasonable mid
point considering the fact that N3 does not play a key role in 
standby power consumption. Limited to three choices for V
selection, SVT for N3 is reasonable as shown in 
However, in chip foundries, even a lower threshold 
somewhere between LVT and SVT can be achieved by 
changing gate oxide thickness. Fig. 11 compares W0 and W1 
performance of 5TSDG with a low-power 6T SRAM 
described in TABLE I. For both cases, W1 delay is measured 
from when WL = 50%VDDM to when Q=80%V
delay is measured similarly but when Q=20%V
VSS. This measurement is different from what was re
TABLE IV (word-line to Q-Qz cross point)
31% slower than a conventional 6T design
improved by reducing Vth of N3. W0 performance is similar
to conventional 6T cell. 
Fig. 10 (a) shows how the voltage of Vg1
SNM on disturbed cells while driving Vg2 a
(at VSSM) mimicking that there is no M
demonstrates the reverse scenario where V
and Vg2 varies from 0V to VSSM. Similarly, this figure shows 
that with no weak equalization between V
disturbed cells are susceptible to data corruption due 
environmental disturbances. The strength of M
determine the limitation on this disturbance by both lowering 
Vg2 from VSSM and not allowing Vg1 to be pulled down so 
much. In 5TSDG, Mequ was ratioed suc
disturbed SNM was greater than ~50mV. 
Fig. 10 SNM in W1 disturb cells vs. Vg1 and V
(120) 
 
 
Fig. 11 W1 (left) and W0 (right) delay comparison in 
different corners between 5TSDG and low
(120) 
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-power 6T cell 
The write margin of the proposed 5T SRAM design can 
be divided into W0 margin (W0M), and W1 margin 
since as opposed to the 6T cell counterpart, W0 and W1 have 
different WMs. One of the common methods to measure WM 
in conventional 6T SRAMs is by measuring the maximum 
BL voltage able to flip the cell state 
is defined to be the difference between the positive supply 
voltage, VDDM, and the minimum BL voltage 
‘1’ into the cell while W0M is defined to be the maximum
BL voltage able to write a ‘0’ into the cell. In the 
(VDDM=1.3V), for a typical-typical corner (TT), W
~0.5V, and W0M is ~0.4V. 
3 DYNAMIC POWER CONSUMPTION
Dynamic power consumption of 5TSDG can be divided 
into read and write power. Power consump
a function of Vmin, which determines V
During several consecutive reads, V
driven to VSS and VSSM frequently. Active power 
consumption is changed as supply voltage is changed due to 
the square law dependency. This power is also dependent on 
the frequency of VSSM swing during read. Equation 2 shows 
the dynamic power consumed due to the voltage
ground lines of 5TSDG, where AB, is the summation of V
and Vg2 capacitances, ∆C is VSSM-VSS
of voltage swing. 
                  DEFG  AB∆C
:H
Reading a ‘0’ (R0) consumes more power than reading a 
‘1’ (R1) since in R0, the bit-line is pulled sufficiently low to 
trigger the sense amplifier, and the global bit
amplifier is also pulled down. In R1, bit
to be pulled high enough to avoid 
amplifier, and the global bit-line stays at V
read power and standby power for variou
keeping Vmin=VDDM-VSSM constant at 0.7V for a 64x16 bit 
block of 5TSDG. As VDDM is increased, V
accordingly causing ∆C in equation 2 to increase during read 
operation. Therefore, read power is increased quadratically
with higher VDDM. 
Fig. 12 Comparison of normalized read and standby power 
vs. VDDM for 5TSDG cell, 64x16 bit block, reading 16  ‘0’s 
continuously from 16-bit words (FF corner, 
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Fig. 13 demonstrates case study results of worst-case (FF, 
120) normalized power consumption in standby mode, 
read, and write operations of 5TSDG in comparison with 
low-power 6T design. Other corners have similar results 
comparable to Fig. 2. Read power consists of standby power 
of the idle memory cells, and the dynamic power described 
by equation 2. In this case study where a 64Kbit array 
consisting of 64x16 bit blocks was studied (reading 
continuously from a 16-bit word), 5TSDG could achieve up 
to ~30% power reduction in read mode compared to that of 
the low-power 6T structure. In this example, R1 consumes 
~7% less power in 5TSDG compared to a R0 as explained 
earlier. Obviously, larger number of read operations will 
result in a linearly higher power consumption difference in 
comparison with standby power due to larger values of H in 
equation 2. Read operation of the low-power 6T and 5TSDG 
designs in this experiment were similar to Fig. 4(a) and Fig. 
4(b) respectively. In a pipelined “smart” memory, back-to-
back reads from the same sub-block would consume less 
dynamic power if Vg1 and Vg2 are held at VSS between 
consecutive reads. 
The 5TSDG write power can be divided into W0 and W1 
power, each consisting of idle cell standby power, plus the 
dynamic power. In Fig. 13, a 64Kbit array consisting of 
64x16 bit blocks was studied while writing into a 16-bit 
word. In this example, W0 consumes ~80% less power, and 
W1 consumes ~9% less power compared with a low-power 
6T structure in worst case scenario (FF corner, 120). Since 
R0 and R1 use similar power, storing bits to favor W0 (i.e. 
cell inverted) may reduce total power. 
 
Fig. 13 Case study results of the worst-case write power 
consumption in comparison with read and standby power for 
5TSDG vs. low power 6T design (FF, 120), 1≈ 33.8mW 
4 CONCLUSION 
In this paper, the operation of a new low-power and high 
performance design for a 5T SRAM cell was addressed which 
has improvements in static and dynamic power consumption, 
stability margins and performance when compared to 
previous designs in this area. The stability of the novel 
biasing scheme in dynamic mode was analyzed. The 
reduction in dynamic power consumption in comparison with 
a low-power 6T counterpart was demonstrated. A significant 
area saving is predicted compared to a conventional 6T cell.  
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